



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

| APPLICATION NO. | FILING DATE | FIRST NAMED INVENTOR | ATTORNEY DOCKET NO. | CONFIRMATION NO. | | | | |
|--|--------------------|----------------------|--|-------------------|---------------|------------|---------------|--|
| 10/538,369 | 06/13/2005 | Geoffrey F Burns | US02 0543 US | 6028 | | | | |
| 65913 NXP, B.V. NXP INTELLECTUAL PROPERTY DEPARTMENT M/S41-SJ 1109 MCKAY DRIVE SAN JOSE, CA 95131 | 7590 08/23/2007 | | <table border="1"><tr><td colspan="2">EXAMINER</td></tr><tr><td colspan="2">FONG, VINCENT</td></tr></table> | | EXAMINER | | FONG, VINCENT | |
| EXAMINER | | | | | | | | |
| FONG, VINCENT | | | | | | | | |
| | | | <table border="1"><tr><td>ART UNIT</td><td>PAPER NUMBER</td></tr><tr><td>2183</td><td></td></tr></table> | ART UNIT | PAPER NUMBER | 2183 | | |
| ART UNIT | PAPER NUMBER | | | | | | | |
| 2183 | | | | | | | | |
| | | | <table border="1"><tr><td>NOTIFICATION DATE</td><td>DELIVERY MODE</td></tr><tr><td>08/23/2007</td><td>ELECTRONIC</td></tr></table> | NOTIFICATION DATE | DELIVERY MODE | 08/23/2007 | ELECTRONIC | |
| NOTIFICATION DATE | DELIVERY MODE | | | | | | | |
| 08/23/2007 | ELECTRONIC | | | | | | | |

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Notice of the Office communication was sent electronically on above-indicated "Notification Date" to the following e-mail address(es):

ip.department.us@nxp.com

| | | | | |
|------------------------------|------------------------|--|---------------------|--|
| Office Action Summary | Application No. | | Applicant(s) | |
| | 10/538,369 | | BURNS ET AL. | |
| | Examiner | | Art Unit | |
| | Vincent Fong | | 2183 | |

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☐ Responsive to communication(s) filed on 21 May 2007.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-8, 11-18 and 20-23 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-8, 11-18 and 20-23 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 21 May 2007 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
 2. ☐ Certified copies of the priority documents have been received in Application No. _____.
 3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|--|---|
| 1) <input type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413) |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | Paper No(s)/Mail Date. _____ |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08) | 5) <input type="checkbox"/> Notice of Informal Patent Application |
| Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____ |

DETAILED ACTION

This Office Action is in response to the amendment filed on 05-21-2007.

Claims 9,10,19 are cancelled.

Claims 21-23 are added.

Claims 1-8,11-18,20-23 are pending and have been examined.

Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

2. Claim 13 is rejected under 35 U.S.C. 102(b) as being anticipated by Callahan et al. ("The Garp architecture and C compiler", hereinafter Callahan).

As per claim 13, Callahan discloses:

A functional unit (Garp) having a two-dimensional array of processing cells and serving as a component of a main processor (MIPS), the unit having a mechanism for reconfiguring a plurality of intra-processor information paths (programmable wiring) to the array to respective cells on a periphery of the array (side of the control blocks) (Figure 1, page 63 column 1 paragraph 9).

Claim Rejections - 35 USC § 103

3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

4. Claims 1,4,6,7,8,12,20 and 21-23 are rejected under 35 U.S.C. 103(a) as being unpatentable over Callahan et al. ("The Garp architecture and C compiler", hereinafter Callahan) in view of Page ("Reconfigurable processors").

As per claim 1, Callahan discloses:

A coprocessor (configurable logic, page 62 column 2 paragraph 6) to a main processor (MIPS, page 62 column 1 paragraph 4) (figure 1), the coprocessor comprising a two-dimensional array of processing cells (page 63 column 1 paragraph 9) and being communicatively connected to said processor by an interface module (control blocks, figure 1) having a mechanism for reconfiguring a plurality of information paths between the interface module and respective cells on a periphery of the array (programmable wiring, page 63 column 1 paragraph 9); control blocks are located at the side (figure 1) of the array cells.

Callahan does not disclose the coprocessor has an execution speed greater than the processor.

Art Unit: 2183

However Page discloses the reconfigurable coprocessor (DPGA XC3195A, page 3 paragraph 4) has a execution speed greater than the processor (T805 RISC processor, page 3 paragraph 4); the DPGA run in the range of 80 Mhz while T805 run in 30 Mhz. All the component parts are known in Callahan and Page. The only difference is the processor run slower than the reconfigurable array.

Thus, it would have been obvious to one having ordinary skill in the art to have the processor in Callahan run slower than the reconfigurable array as taught by Page, since the combination can achieve the predictable results of enabling the system to adapt to various type of application by having a reconfigurable array coprocessor.

As per claim 4, rejection of claim 1 is incorporated and Callahan further discloses: the coprocessor performs mathematical operations whose timing is based on a flow of input operands along the paths (data flow processing, Figure 2c, 3, page 65 column 2 paragraph 1).

As per claim 6, rejection of claim 1 is incorporated and Callahan further discloses: the coprocessor interface module (control blocks) and main processor (MIPS) of claim 1 and a shared memory that communicatively connects with the interface module and the main processor to provide the main processor to coprocessor connection (page 63 column 2 paragraph 2).

As per claim 7, rejection of claim 1 is incorporated and Callahan further discloses:

Art Unit: 2183

Coprocessor includes an array processor (Garp array) that comprises said two-dimensional array (2-d array of CLBs, page 63 column 1 paragraph 9).

As per claim 8, rejection of claim 1 is incorporated and Callahan further discloses:

An integrated circuit comprising the coprocessor (page 62 column 2 paragraph 1).

As per claim 12, rejection of claim 1 is incorporated and Callahan further discloses:

processor comprises a general purpose processor (page 62 column 1 paragraph 4).

As per claim 20, Callahan discloses:

interfacing a coprocessor to a main processor, comprising the steps of: configuring the coprocessor to comprise a two-dimensional array of processing cells (page 62 column 1 paragraphs 3,5); and communicatively connecting the coprocessor to said processor by an interface module (control block, figure 1) having a mechanism for reconfiguring a plurality of information paths (programmable wiring) between the interface module and respective cells on a periphery of the array; control blocks are located at the side (figure 1) of the array cells.

Callahan does not disclose the coprocessor has an execution speed greater than the processor.

However Page discloses the reconfigurable coprocessor (DPGA XC3195A, page 3 paragraph 4) has an execution speed greater than the processor (T805 RISC processor, page 3 paragraph 4); the DPGA runs in the range of 80 Mhz while T805 runs in 30 Mhz.

As per claim 21, the rejection of claim 1 is incorporated and Callahan further discloses: the array is rectangular [figure 2], wherein the periphery consists of those of said processing cells located in all of a first row, last row, first column and last column of said array [periphery by definition is the boundary of an area (The American Heritage® Dictionary of the English Language, Fourth Edition), therefore the periphery of the array is inherently the first row, last row, first column and last column], and wherein the interface module's mechanism for reconfiguring a plurality of information paths reconfigures information paths directly connecting the interface module and each of the cells on the periphery of the array [the programmable wiring is used to configure information paths from the control block to any logic blocks in the array which include the periphery (page 63 section "The array as a reconfigurable data path)].

As per claim 22, the rejection of claim 1 is incorporated and Callahan further discloses: the interface comprises a plurality of border cells [control block (figure 1)] directly connected to the respective processing cells on the periphery of the array [each module can be interact with all other area of the array which will include the periphery (figure 1)].

As per claim 23, the rejection of claim 1 is incorporated and Page further discloses: a master cell [control block which control all the data transfer to the array] for forwarding array programs to the processing cells of the two-dimensional array [array program (configuration) is loaded to the array from the memory and the data transfer between

memory and array is control by the control block (page63 column 1 paragraph 1 and figure 1)].

5. Claims 2,3,5,10 and 15 are rejected under 35 U.S.C. 103(a) as being unpatentable over Callahan in view of Page further in view of Miyamori et al. ("REMARC: Reconfigurable multimedia array coprocessor", hereinafter Miyamori).

As per claim 2, rejection of claim 1 is incorporated and the combination of Callahan and Page discloses limitation of claim 1.

Neither Callahan nor Page discloses the array comprises a systolic processing array. However Miyamori discloses the array (REMARC, figure 2) comprises a systolic processing array (page 396 column 1 paragraph 2).

Because Callahan, Page and Miyamori all teach system with a array coprocessor, it would have been obvious to one skilled in the art to substitute one array for the other to achieve the predictable result of adapting the system to wide range of application.

As per claim 3, rejection of claim 1 is incorporated and the combination of Callahan and Page discloses limitation of claim 1.

Neither Callahan nor Page discloses the paths are connected one-to-one with said respective cells.

However Miyamori discloses the paths are connected one-to-one (to control unit) with said respective cells (cells on row 0)(figure 2).

As per claim 5, rejection of claim 1 is incorporated and the combination of Callahan and Page discloses limitation of claim 1.

Neither Callahan nor Page discloses inter-cell connection within the array is such that each cell of the array is connected only to cells whose column is the same and whose row is immediately adjacent, and only to cells whose row is the same and whose column is immediately adjacent.

However Miyamori discloses inter-cell connection within the array is such that each cell of the array is connected only to cells whose column is the same and whose row is immediately adjacent, and only to cells whose row is the same and whose column is immediately adjacent (figure 2, page 390 column 2 paragraph 1).

As per claim 15, rejection of claim 13 is incorporated and see similar rejection of claim 5.

6. Claim 9 is rejected under 35 U.S.C. 103(a) as being unpatentable over Callahan in view of Page further in view of applicants admitted prior art.

As per claim 9, rejection of claim 8 is incorporated and the combination of Callahan and Page discloses limitation of claim 8.

Neither Callahan nor Page discloses a receiver (mobile phone) comprising the integrated circuit (page 1 lines 19-21).

However Applicant's admitted prior art discloses a receiver comprising the integrated circuit.

It would have been obvious to one of ordinary skill in the art at the time of the invention was made to have make the necessary modification on the combination of Callahan and Page to incorporate applicant's admitted prior art. One of ordinary skill in the art would be motivated to make such modification to adapt to different radio broadcast format (page 1 lines 22-24).

7. Claim 11 is rejected under 35 U.S.C. 103(a) as being unpatentable over Callahan in view of Page further in view of Taylor (USPN 5857109).

As per claim 11, rejection of claim 1 is incorporated and the combination of Callahan and Page discloses limitation of claim 1.

Neither Callahan nor Page discloses processor comprises a digital signal processor. However Taylor discloses processor comprises a digital signal processor (Figure 42, column 5 lines 23-26).

It would have been obvious to one of ordinary skill in the art at the time of the invention was made to have make the necessary modification on the combination of Callahan and Page to incorporate Taylor's inventions. One of ordinary skill in the art would be

motivated to make such modification to provide real time processing power to enhance video output (abstract).

8. Claims 14 and 16-18 are rejected under 35 U.S.C. 103(a) as being unpatentable over Callahan in view of Barat et al. ("Reconfigurable instruction set processor: An implementation platform for interactive multimedia applications", hereinafter Barat).

As per claim 14, rejection of claim 13 is incorporated and Callahan discloses limitations of claim 13.

Callahan does not disclose processor comprises a very long instruction word (VLIW) processor.

However Barat discloses processor comprises a very long instruction word (VLIW) processor (Page 482 column 2 paragraph 2).

It would have been obvious to one of ordinary skill in the art at the time of the invention was made to have make the necessary modification on Callahan's inventions to incorporate Barat's inventions. One of ordinary skill in the art would be motivated to make such modification to reduce the execution time of interactive multimedia applications (page 485 column 1 paragraph 2).

As per claim 16, rejection of claim 13 is incorporated and Barat furthers discloses: means for transmitting a plurality of array programs (code) to corresponding predetermined subsets of said processing cells (PE, figure 2); compiler generates

programs for use in processing cells (page 483 column 2 paragraph 4) and processing cells execute programs (page 482 column 2 paragraph 1) therefore a mean to transfer programs from compiler to processing cells inherently exists.

As per claim 17, rejection of claim 16 is incorporated and Barat further discloses: an array program generator (compiler) for generating the array programs to be transmitted, and, when needed, updating a program (software pipeline, page 483 column 2 paragraph 4), transmitting the updated program, and transmitting concurrently, when needed, a reconfigure signal to said mechanism to correspondingly update a current steady state connection pattern of said information paths (page 483 section 2.2, figure 3), compiler create code and processing cell executing code, it is inherent that the transfer of code form compiler and processing cell exists.

As per claim 18, rejection of claim 17 is incorporated and Barat further discloses: a compiler configured for receiving, in response to said program updating data representative of input and output timing for said unit (timing delay) and further configured for compiling an instruction based on said data (generate code with spatial computation) (page 484 column 1 paragraph 2).

Response to Arguments

9. Applicant's arguments filed 05-21-2007 have been fully considered but they are not persuasive. In remarks, the applicant argue in substance:

- (1) Callahan does not disclose “mechanism reconfigures a plurality of intra processor information paths to the array” for claims 1, 13 and 20.
- (2) There are lack of suggestion or motivation in the prior art for the various proposed combination in the claim rejections.
- (3) Proposed modification of Callahan is contrary to M.P.E.P section 2143.01(V) and 2143.01(VI).
- (4) Borat does not disclose “transmitting a reconfigure signal to the mechanism to correspondingly update a current steady state connection pattern of the intra-processor information paths”.

Response

(1) In response to applicant's argument that the references fail to show certain features of applicant's invention, it is noted that the features upon which applicant relies (i.e., “mechanism reconfigures a plurality of intra processor information paths to the array”) are not recited in the rejected claim(s) (**in particular claim 1 and 20**). Although the claims are interpreted in light of the specification, limitations from the specification are not read into the claims. See *In re Van Geuns*, 988 F.2d 1181, 26 USPQ2d 1057 (Fed. Cir. 1993).

As per claim 13, Callahan discloses the reconfigurable interconnection among logic blocks in the array [page 63 section “The array as a reconfigurable data path” and figure 1], which includes the control blocks. The control blocks are responsible for interfacing the array to memory and the processor [Figure 1], the reconfiguration of the interconnection between the control blocks to the datapath array (which changes how

the datapath array is interface to the MIPS processor) is a “mechanism reconfigures a plurality of intra processor information paths to the array”.

(2) KSR forecloses the argument that a specific teaching, suggestion, or motivation is required to support a finding of obviousness. See the recent Board decision *Ex parte Smith*, --USPQ2d--, slip op. at 20, (Bd. Pat. App. & Interf. June 25, 2007) (citing *KSR*, 82 USPQ2d at 1396) (available at <http://www.uspto.gov/web/offices/dcom/bpai/prec/fd071925.pdf>).

(3) Applicant alleged that the entire point of Callahan is to provide **total flexibility** in the configuration of interconnections within the array. However that is untrue, the point of Callahan is to provide a reconfigurable coprocessor that has a short reconfiguration time [the problem Callahan attempt to solve is bandwidth problem and long configuration time (page 62 column 1 paragraph 1-2)]

(4) Borat discloses transmitting a reconfigure signal [special reconfigurable operation (page 483 section 2.2)] to the mechanism to correspondingly update a current steady state connection pattern of the intra-processor information paths [a new configuration is load to the RFU and reconfigure the RFU which include the programmable interconnect (page 483 section 2.2 and figure 3)].

Conclusion

10. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).


A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Vincent Fong whose telephone number is 571-270-1409. The examiner can normally be reached on 7:00-3:30 Mon - Fri.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie Chan can be reached on 571-272-4162. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

VF
Vincent Fong
August 16 2007



RICHARD L. ELLIS
PRIMARY EXAMINER